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Performance Modeling for All-Optical Photonic
Switches Based on the Vertical Stacking
of Banyan Network Structures
Xiaohong Jiang, Member, IEEE, Pin-Han Ho, and Susumu Horiguchi, Senior Member, IEEE
Abstract—The scheme of vertical stacking has caught much in-
terest in the design of ultra high-speed communication switches for
the past a few years. In particular, the scheme can greatly facilitate
the effort of constructing all-optical photonic switches in the event
that a Banyan network structure is adopted. A vertically stacked
photonic Banyan (VSPB) network can preserve the good properties
of the Banyan network structures, such as the small depth and ab-
solute loss uniformity; on the other hand, it introduces a significant
increase in the hardware cost. Extensive research efforts have been
addressed in determining the minimum number of stacked copies
(planes) required for a nonblocking VSPB network. However, very
few of them focused on the performance of the VSPB networks in
terms of blocking probability. Therefore, in this paper, we study
the blocking behavior of the VSPB networks and propose a corre-
sponding analytical model under the random routing strategy. The
proposed analytical model is designed to fully explore the prop-
erty of symmetry in Banyan network structures, and can calculate
the blocking probability of a VSPB network stage by stage in a
recursive manner such that the combinatorial explosion problem
is avoided. To verify the proposed model, we conduct extensive
simulations, in which the results indicate that our model can ac-
curately describe the blocking behavior of VSPB networks under
the random routing strategy and it agrees with the conditions of
strictly nonblocking VSPB networks. We find that the proposed
analytical model can deeply investigate into the inherent relation-
ship between blocking probability and network hardware cost in
terms of the number of planes; as a result, a quantitative guidance
for initiating a graceful compromise between blocking probability
and hardware cost can be developed based on the analytical model.
Our analysis results also show that the hardware cost of a VSPB
network can be dramatically reduced by simply allowing a negli-
gible nonzero blocking probability in most of the practical cases.
This fact will solidly contribute to the network switch architecture
design and enable more practical applications of VSPB networks.
Index Terms—Banyan networks, blocking probability, optical
switches, random routing, vertical stacking.
Manuscript received September 24, 2003; revised December 20, 2004.
This work was supported in part by the Japan Science Promotion Society
(JSPS) under Grand-In-Aid of Scientific Research (B) 14380138 and under
Grand-In-Aid of Scientific Research (B) 16700056.
X. Jiang was with the Graduate School of Information Science, Japan
Advanced Institute of Science and Technology, Ishikawa 923-1292, Japan.
He is now with the Department of Computer Science, Graduate School of
Information Science, Tohoku University, Aramaki Sendai 980-8579, Japan
(e-mail: jiang@ecei.tohoku.ac.jp).
P.-H. Ho is with the Department of Electrical and Computer Engineering,
University of Waterloo, Waterloo, ON 1959, Canada (e-mail: pinhan@
bbcr.uwaterloo.ca).
S. Horiguchi is with the Department of Computer Science, Graduate School
of Information Science, Tohoku University, Aramaki Sendai 980-8579, Japan
(e-mail: susumu@ecei.tohoku.ac.jp).
Digital Object Identifier 10.1109/JSAC.2005.851754
I. INTRODUCTION
WITH THE RAPID growth of the Internet, the bandwidthdemand for multimedia applications will exponentially
increase. The use of all-optical photonic networks based on
the wavelength-division-multiplexing (WDM) technology is
considered as a promising candidate to meet this demand.
Instead of adopting ring or star architectures, WDM networks
with mesh topology have recently caught much more interest
than ever due to the mesh-in-nature Internet backbones that are
considered more capacity-efficient and survivable. In WDM
mesh networks, all-optical photonic switches play a key role
in the transportation plane, which are embedded with the
intelligence of routing and signaling along with the enabling
technology in handling complex mesh topologies and large
numbers of inputs with different wavelengths, particularly at
switching hubs that deal with a large amount of optical flows. A
large-scale photonic switch is usually composed of numerous
basic switching elements (SEs) grouped in multiple stages along
with the optical links arranged in a specified interconnection
pattern between adjacent stages, which is expected to have
the capability of switching huge optical data with an ultrahigh
speed. The basic SEs and the interconnecting optical links in
a photonic switching device will form a network such that the
optical flows at inputs can be transported to outputs of the
switch. We refer to the interconnection pattern, the basic SEs,
and the input/output ports as the network of the all-optical
photonic switch.
The most mature technology for implementing the basic 2 2
SEs in networks of photonic switches is directional-couplers
(DCs) [1], [2]. DC is an electro-optical device implemented by
manufacturing two waveguides close to each other. The cross
(bar) state of a DC is created by applying a suitable voltage
(no voltage) to it. DC can pass multiple-wavelength optical
signals and this makes it ideal for optical cross-connects (OXCs).
However, DC suffers from an intrinsic crosstalk problem [1],
[3], in which a portion of optical power in one waveguide of
a DC will be coupled into the other unintended waveguide
when two optical signals pass through the DC at the same
time. This undesirable coupling effect is called the first-order
crosstalk. This first-order crosstalk will propagate downstream
stage by stage, leading to a higher order crosstalk in each
downstream stage with a decreasing magnitude. Due to the
stringent bit-error rate requirement of fiber optics, crosstalk
elimination has become an important issue for improving
the signal-to-noise ratio of the optical flow transmission. A
0733-8716/$20.00 © 2005 IEEE
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cost-effective solution to the crosstalk problem is to guarantee
that only one signal passes through a DC at a time so that
the first-order crosstalk can be eliminated.
The topology of Banyan type networks [4]–[7] is a very pop-
ular structure for building communication switches. This class
of networks is characterized by having a simple switch setting
ability (self-routing), a small depth, and an identical number of
SEs along any path between an input-output pair. These char-
acteristics have made Banyan topologies promising for serving
as the networks of DC-based photonic switches because the
amount of loss and attenuation experienced by an input op-
tical signal is proportional to the number of DCs traversed by
the optical signal. However, with the Banyan topology only a
unique path can be found from each network input to each net-
work output, in which the network is degraded as a blocking
one. To deal with this situation, vertical stacking multiple copies
of photonic Banyan network structures is an effective approach
for keeping the whole network nonblocking [8]. This type of
networks is called vertically stacked photonic Banyan (VSPB)
networks, which preserves the nonblocking characteristic, while
neither increasing the number of stages nor sacrificing the loss
uniformity property originally possessed by the Banyan network
structures.
In this paper, we will focus on the performance modeling for
VSPB networks that are free of first-order crosstalk in all SEs
in the networks. (This quality is referred to as crosstalk-free in
the following context.) The consideration of the crosstalk-free
constraint distinguishes the analysis on photonic switching net-
works from that for electronic ones. Conventionally, blocking
happens when two connections intend to use the same link,
which is referred to as link-blocking. Obviously, all signals
passing through a network should follow link-disjoint paths
in transmission to avoid link-blocking. In VSPB networks,
however, there is another type of blocking. If adding the con-
nection causes some paths including the new one to violate
the crosstalk-free constraint, the connection cannot be added
even if the path is available. We refer to this second type of
blocking as crosstalk-blocking. Since the crosstalk-free con-
straint requires any two optical signals never sharing an SE in
transmission (i.e., they should be node-disjoint in transmission),
the consideration of the crosstalk-blocking will further increase
the overall blocking probability rather than only considering
the link-blocking case.
The VSPB networks have been extensively studied in the
literature [9]–[12]. Previous work has mainly focused on de-
termining the minimum number of planes required to achieve
a nonblocking (crosstalk-free) VSPB network. These studies
showed that the adoption of the vertical stacking scheme,
although is attractive, will impose a prohibitively high hard-
ware cost.
A probabilistic analysis on the blocking behavior for a net-
work that does not rigidly meet the nonblocking requirement
is an effective approach to initiating a compromise between
the hardware cost and the blocking performance. Lee [13] and
Jacobaeus [14] have developed two well-known probabilistic
models, respectively, for analyzing the blocking behavior of
Clos networks [15]. With similar approaches to those proposed
by Lee and Jacobaeus, a number of studies have been conducted
on the performance analysis for Banyan networks [5], [7], [16],
[17], which, however, are the probabilistic results only for
electronic networks. In other words, only link-blocking, but
crosstalk-blocking, was addressed in their studies. To our best
knowledge, there has been little known on the performance
analysis for VSPB networks in terms of blocking probability.
Although a framework was developed in [18] to estimate both
the upper and lower bounds on blocking probability of a VSPB
network, these bounds may not be used to accurately model
the real blocking probability of a VSPB network. It is clear
that no analytical result has been reported to model the real
blocking probability for the all-optical photonic switches based
on vertical stacking of Banyan network structures.
In this paper, we conduct a comprehensive study of actual
blocking probability in a VSPB network whose hardware cost
(number of stacked planes) may not rigidly follow the non-
blocking requirement. The main contributions of our work are
the following.
• We extend the probabilistic methods used for the anal-
ysis of electronic networks where only link-blocking is
concerned such that the performance in terms of blocking
probability in a VSPB network can be analyzed, where
the crosstalk-blocking and link-blocking are jointly con-
sidered under random routing.
• The analytical model calculates the blocking probability
of a VSPB network efficiently by fully exploring the
property of symmetry in Banyan networks as well as
the stage-by-stage recursive characteristic in calcula-
tion to avoid the combinatorial explosion problem. The
model can demonstrate inherent relationship between
the blocking probability and network hardware cost in
terms of the number of vertically stacked planes. It is
consistent with the condition of strictly nonblocking, and
it can accurately describe the blocking behavior of VSPB
networks under random routing.
• A network simulator is developed to verify our analytical
model with extensive simulation. It is observed that the
simulation results well match the estimation given by the
proposed model.
Our model can guide network designers to determine the
effects of reduction in the number of planes on the overall
blocking behavior in VSPB networks under random routing
as well as to initiate a compromise between the hardware cost
and the blocking probability by manipulating the number of
planes. An important conclusion drawn from our work that
is significant to practical designs and applications of VSPB
networks is that we can dramatically reduce the hardware cost
of a VSPB network by allowing a predictable and negligibly
small blocking probability.
The rest of the paper is organized as follows. Section II
provides definitions that will facilitate the further discussions.
Section III introduces the proposed analytical model for VSPB
networks. Section IV presents the simulation results, which is
compared with the theoretical ones estimated by our analytical
model. Section V concludes the paper.
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Fig. 1. A 32 32 Banyan network (odd number of stages).
II. PRELIMINARIES
A typical Banyan network consists of 1 stages,
each of which contains 2 2 basic SEs. The link connec-
tion between each pair of adjacent stages is arranged in such
a way that a butterfly interconnection pattern is recursively ap-
plied as shown in Fig. 1. In this paper, we consider the Banyan
networks that support one-to-one communication. The blocking
probability of a VSPB network is defined as the probability that
a feasible connection request is blocked, where a feasible con-
nection request is defined as a connection request between an
idle input port and an idle output port of the network. Due to the
symmetry of a Banyan network, all paths have the same prop-
erty in terms of blocking. Without loss of generality, we will
focus on the path between the first input and the first output
(which is termed as the tagged path in the following context).
All the SEs on the tagged path are called tagged SEs. The stages
of SE are numbered from left (stage 1) to right (stage ). For
the tagged path, the input intersecting set
at stage is defined as the set of all inputs that
intersect a tagged SE at stage , and the output intersecting set
associated with stage is de-
fined as the set of all outputs that intersect a tagged SE at stage
.
To route a feasible connection through a VSPB network, a
routing algorithm must be adopted to find a path through the
network. In this paper, we consider a random-routing algorithm.
Based on the random-routing algorithm, request router ran-
domly chooses one of the planes that can be used by a feasible
request to establish the path for the request. If no plane can
satisfy the feasible connection request, the connection request
is blocked.
To facilitate our analysis, we will follow the same assumption
as in [13] and [14] on probabilistic analysis of multistage inter-
connection networks (MINs): the correlation among signals ar-
riving at input (output) ports will be neglected, which results in a
fact that the status (busy or idle) of each individual input (output)
port in the network is independent. This assumption matches
1In this paper, log means logarithm to the base 2.
the practical situation in that the networks are becoming larger
in size so that the increasingly more complex interconnections
and huge amount of data can be handled at once. In such a cir-
cumstance, instead of being fixed with some extent of mutual
correlation, the communication patterns of the inputs (outputs)
signals to a photonic switch is getting statistically random, and
the correlation among signals at inputs (outputs) becomes ap-
proximately negligible.
III. ANALYTICAL MODEL FOR RANDOM ROUTING
In this section, the analytical models on blocking probability
of will be introduced for the cases of even and
odd numbers of stages, where denotes an
VSPB network with stacked copies (planes) of an
Banyan network. When is even, the tagged path is com-
posed of two symmetric halves, each of which has
stages. The connections destined for output intersecting sets in
the second half have the same properties as those originated
from the input intersecting sets in the first half. When is
odd, the tagged path is also composed of two symmetric halves,
each of which has stages with the central stage
of SE being overlapped.
In general, the analysis of blocking probability of
is complex and difficult because some con-
nections conflicting with the tagged path may share planes
under the crosstalk-free constraint and others may not. The
dependency and restriction among these connections lead to
the combinatorial explosion problem. In the rest of this section,
we will develop a novel approach to recursively computing the
blocking probability of VSPB.
A. Blocking Probability When is Odd
In the event that is odd (please refer to Fig. 1), we define
input set and output set as
Note that under the crosstalk-free constraint, a plane of a
network can be blocked in the first half of the
tagged SEs (from stage 1 to stage ) or/and in
the second half of the tagged SEs (from stage
to stage ). Then, the maximum number of conflicts with
the first half of the tagged SEs and second half of the tagged
SEs are determined by the connections from set and the
connections destined for set , respectively. If a plane of a
network is blocked in both the first and second
halves of tagged SEs (i.e., a plane blocked in the first half of
tagged SEs shares the same plane blocked in the second half
of tagged SEs), this blocked plane is said to be overlapped.
Let denotes the number of connections passing through the
th tagged SE, and denotes the number of planes
blocked by the connections passing through the th tagged SE,
the connections passing through the th tagged SE,…, and
the connections passing through the th tagged SE. If we
use to denote the event that a random variable takes
value and use to denote the probability that event
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Fig. 2. VSPB(N;m) with k planes blocked in the first half of the tagged
SEs, k planes blocked in the second half of tagged SEs, among them a total of
d blocked planes are overlapped.
happens, then we can establish the following lemma
concerning the overlapped planes.
Lemma 1: Given events ,
and in a
network when is odd (
, ), the probability that there are blocked planes
overlapped is given by
blocked planes overlapped
(1)
Proof: Given events ,
and
in a under random routing, we have a total of
ways to select blocked planes
corresponding to the first half of the tagged SEs and blocked
planes corresponding to the second half of the tagged SEs,
among which a total of overlapped planes can be constructed
as follows (please refer to Fig. 2). First, we have ways to
select blocked planes out of stacked copies corresponding
to the first half of the tagged SEs, along with
ways to select a total of overlapped planes that are blocked
in both the first and second halves of tagged SEs. Then, we
have choices to select planes blocked in the
second half of the tagged SEs out of the total planes.
Therefore, given events ,
and in a
network ( , ),the
probability that there are blocked planes are overlapped is
given by
Symmetrically, we can prove that this probability is also given
by
Based on the results of lemma 1, we can establish the
following theorem concerning the blocking probability of a
network with odd number of stages.
Theorem 1: For , where is odd, see (2)
shown at the bottom of the page, where
(3)
blocking
nonblocking
(2)
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Here, probabilities ,
and
are the functions of three basic parameters , , and (the
occupancy probability of an input/output link), and they can be
evaluated efficiently as shown in Section III-C.
Proof: If there are blocked planes overlapped
in a network given the events that
,
and
, the connection of the tagged path is not blocked
if and only if there are at least one plane has neither
half of the tagged SEs being blocked. In other words,
it is not blocked if and only if , or
. Apparently, we
have . Thus, from (1) the probability that the
connection of tagged path is not blocked provided the events
, ,
and , is given by
nonblocking
Therefore, when is odd, the nonblocking probability
for is given by
nonblocking
Based on the symmetry of the tagged path in Banyan networks
with odd number of stages, we have
Thus, the probability
can be
evaluated as
The following corollary shows that the blocking probability
derived above matches the condition of strictly nonblocking
[10].
Corollary 1: When is odd, the blocking probability
Pr(blocking) given in (2) becomes 0 if
Proof: For when is odd, the max-
imum number of conflicts with the tagged path occurs when all
inputs in set are destined for the outputs in set
and all outputs in are originated from set for
. Note that all the inputs in set
are destined for the outputs in set
through the same shared paths, so only half of the total elements
in these two sets can be counted. Thus, for the given events
, ,
, and that blocked planes are over-
lapped, the following relationship holds:
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Fig. 3. A 16 16 Banyan network (even number of stages).
Therefore, for any given and , if
, we have
. Thus, when
the blocking probability is given by
blocking
B. Blocking Probability When is Even
For the case when is even (please refer to Fig. 3), we
further define input set and output set as
For a network where is even, the tagged
path is also composed of two symmetric halves, each of which
has stages. Note that under the crosstalk-free
constraint, a plane of a network can be blocked
in the first half of the tagged SEs (from stage 1 to stage
) or/and in the second half of the tagged SEs (from
stage to stage ). Then the maximum
number of conflicts with the first half of the tagged SEs and
second half of the tagged SEs is determined by the number of
connections from set and the number of connections des-
tined for set , respectively. If a plane of a
network is blocked in both the first and second halves of tagged
SEs (i.e., a plane blocked in the first half of tagged SEs shares a
common plane blocked in the second half of tagged SEs), this
blocked plane is said to be overlapped. The following lemma
concerns the number of overlapped planes for a
network when is even.
Lemma 2: Let be the number of connections passing
through both the th and the th tagged SEs. Given
the events ,
, ,
and in a network
when is even , the probability that
there are blocked planes overlapped is given by
blocked planes overlapped
Proof: The lemma can be proved in a similar way as that
of Lemma 1.
Based on the results in lemma 2, we can establish the
following theorem regarding the blocking probability of a
network with even number of stages.
Theorem 2: For a network, where is
even
blocking
nonblocking
(4)
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where
(5)
Here, probabilities
,
and
are also the functions of
three basic parameters , and and they can be evaluated
efficiently as shown in Section III-C.
Proof: The proof of this theorem is similar to the proof of
Theorem 1.
The following corollary shows that when is even, the
blocking probability we derived also agrees with the determin-
istic condition for strictly nonblocking.
Corollary 2: When is even, the blocking probability
Pr(blocking) given in (4) becomes 0 if .
Proof: The proof for the Corollary is the same as that for
Corollary 1, except that when is even, the scenario of the
maximum number of conflicts with the tagged path is when all
inputs in set are destined for the outputs in set
and all outputs in are originated from set for
. Thus, for given events
, and that blocked planes are
overlapped, the following inequality always holds:
C. Calculation of
The main problem remains unsolved is how to evaluate the
probability
(when is odd) and the probability
(when
is even). In this section, we first calculate the prob-
ability , then we will show that
the probability can be
calculated from the model of .
Based on the results, a novel approach is developed to
calculate the probabilities
and
, recursively. The evalua-
tion of probabilities
in (3) and
in (5) will also be
discussed in the rest of this section.
1) Calculation of : For a
network, we have
where the evaluation of will be further
discussed in Section III). Let denotes the number of con-
nections passing through both the th and the th tagged
SEs, can be expressed as
The calculation of probability
will be provided in Section III), and the evaluation of prob-
ability is presented
in the following lemma.
Lemma 3: Given events , , and in
a network, the probability that (where
) is given by
Proof: Under the crosstalk-free constraint, all con-
nections passing through a tagged SE must fall in distinct
planes, and these planes will be blocked for the connection
of the tagged path. Given events , , and
in a network under random routing,
we have total ways to select
blocked planes corresponding to
connections and blocked planes corresponding
to connections. Thus, a total of blocked planes
can be con-
structed as follows (see Fig. 4): there are ways to
select blocked planes and ways to
select
overlapped planes that are blocked by both the connections
from and the connections from .
Finally, the planes blocked by the rest of
connections must be selected from planes,
and we have choices. Therefore, given events
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Fig. 4. VSPB (N;m) with c1 connections passing through the first tagged
SE, c2 connections passing through the second tagged SE, among them l
connections passing through both tagged SEs, and there are a total of k planes
(max(c ; c )  k  kc + c   l) blocked.
, , and in a network, the
probability that planes are blocked is
2) Calculation of Based
on : To show that
can be evaluated recursively, we first express it
as
The evaluation of will be
provided in Section III), and
is given by
The probability
can be evaluated as
where the evaluation of
will be given in Section III), and the probability
for
is given
by the following formula which is obtained by an approach
similar to that of lemma 3
The above process clearly indicates that the evaluation of the
probability is totally based
on the result of . Therefore, we have
shown above an efficient approach for computing the probability
(when is odd) and the probability
(when is even) stage by
stage recursively.
3) Calculation of and
: To calculate
, we first use the following relationship:
(6)
Since the correlation between and is determined by
the connections passing through both the th and the th
tagged SEs, we have
(7)
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where is given by (8) shown at the
bottom of the page and can be
evaluated as
(9)
where is the occupancy probability of an input (output) link.
To calculate , we first express it
as
(10)
where is given by
(11)
The probability in (10) and (11)
can be evaluated in the same way, as shown in (6)–(9).
The above process indicates that we can actually calculate
the probability in (3)
based on (11) and calculate the probability
in (5) based on (7)–(9).
IV. EXPERIMENTAL RESULTS
An experiment was performed to verify our theoretical
model. We developed a network simulator, which employed the
random routing strategy to determine the blocking probability
of a VSPB network under the same conditions used to develop
the theoretical model. The network simulator consists of two
major modules: the request pattern generator and the request
router. The request pattern generator randomly generates a re-
quest pattern consisting of a list of feasible connection requests
based on (the occupancy probability of an input/output link)
and (the number of input/output ports). The request router
attempts to route these feasible connection requests through the
network using the random routing algorithm, with which the
request router randomly chooses one of the planes that can be
used by a feasible connection request to establish the connec-
tion. If no plane is available to satisfy the request for the tagged
path, the connection request pattern is recorded as a blocked
connection pattern. The blocking probability is then estimated
by the ratio between the number of blocked connection patterns
and the total number of connection patterns generated. During
the simulation, a certain workload is maintained for each trial,
which is defined as the probability that an input (or an output)
link is occupied.
A. Comparison Between Theoretical and Simulated Results
On Blocking Probability
Two network configurations with and
are adopted in the simulation to verify the proposed analytical
model. For each configuration, blocking probability is measured
for both the theoretical model and the experiment. A compar-
ison between the theoretical results and the simulation results
for and is summarized in Figs. 5 and 6, re-
spectively, which indicates clearly that our theoretical model is
very efficient for estimating the blocking probabilities of VSPB
networks under the random routing strategy.
It can also be seen that our theoretical model agrees well
with the condition of strictly nonblocking as demonstrated in
the study of [10]. For the network configuration , the
blocking probability goes to zero at .
For , the blocking probability goes to zero at
. It is interesting to note in Figs. 5(b) and
6(b) that although the blocking probabilities corresponding to
different numbers of planes increase monotonically with the in-
crease of workload, their sensitivities to the workload variation
are different. When the workload is increased from 0.65 to 0.95,
the blocking probability is increased from 0.55 to 0.83, from
0.015 to 0.055, from 0.28 to 0.58, and from 0.007 to 0.04, for
each of the cases VSPB(16,2), VSPB(16,4), VSPB(32,3), and
VSPB(32,5), respectively.
The above results show that our model can accurately de-
scribe the blocking behavior of VSPB networks under random
routing. The results in Figs. 5 and 6 further indicate that it is
possible for us to dramatically reduce the hardware cost (or the
(8)
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Fig. 5. Blocking probability of VSPB(16;m) network. (a) Blocking
probability versus m with r = f0:55;0:75;0:95g. (b) Blocking probability
versus r with m = f2; 3; 4; 5g.
number of planes) with only little sacrifice in blocking proba-
bility of a network. Thus, our model can guide the network de-
signers to estimate the blocking probability and to display the
tradeoff between hardware cost and blocking probability for a
VSPB network.
B. Hardware Cost Versus Blocking Probability
When the workload for the VSPB networks of
different sizes, the minimum numbers of planes estimated by
our analytical model for different requirements of blocking
probability (denoted by hereafter) are summarized in Table I.
For comparison, we also show in Table I the minimum numbers
of planes corresponding to the condition of strictly nonblocking
. The results in Table I indicate that, for networks
with larger sizes, the hardware cost required to achieve the
nonblocking condition is considerably high, and it can be
significantly reduced by allowing an almost negligible blocking
probability. For example, in a network with and an
upper limit of blocking probability 0.1% (i.e., %), the
minimum number of planes required to achieve the nonblocking
condition is , while the minimum number of
planes estimated by our model is only 11 for . Therefore,
we can save % of the hardware cost, while
keeping a very low blocking probability % . We
can also observe from Table I that for a given workload, the
hardware cost estimated by our model is not sensitive to the
requirements of blocking probability. For the network with
and , the minimum number of planes
Fig. 6. Blocking probability of VSPB(32;m) network. (a) Blocking
probability versus m with r = f0:55;0:75;0:95g. (b) Blocking probability
versus r with m = f3;4; 5; 6g.
TABLE I
MINIMUM NUMBERS OF PLANES FOR r = 0:9 AND DIFFERENT
REQUIREMENTS OF BLOCKING PROBABILITY
TABLE II
MINIMUM NUMBERS OF PLANES FOR BP < 1%
AND DIFFERENT WORKLOADS
estimated by the model is 10 for the requirement of %
and is 11 for the requirement of %, both of which
are much less than the number of planes (i.e., 63) required
by the condition of strictly nonblocking.
Table II shows the minimum number of planes estimated by
our model under different workloads when the blocking proba-
bility is required to be less than 1%, which clearly demonstrates
that the hardware cost in each case estimated by our model is
far less than that determined by nonblocking condition for large
networks. For example, in the network with , the min-
imum number of planes required to achieve the nonblocking
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condition is , while the minimum
number of planes estimated by our model is only 8 for %
and %. Therefore, % of the hardware
cost can be saved, while a very low blocking probability is guar-
anteed .
We can also find from Table II that for a given requirement on
blocking probability, the hardware cost is also not sensitive to
the variation of workload. For the network with
the requirement of %, the minimum number of planes
estimated by the analytical model is 8 for and 9 for
, and all these numbers of planes are far less than the
47 planes determined by the nonblocking condition.
V. CONCLUSION
In this paper, the blocking behavior of vertically stacked
photonic Banyan (VSPB) networks under the random routing
strategy is studied, in which an analytical model is developed.
By fully exploring the property of symmetry for Banyan net-
work structures and the recursive characteristics in calculations,
the model can evaluate the blocking probability of a VSOB
network efficiently. A theoretical analysis along with extensive
simulations by a network simulator are conducted, which verify
that our model can accurately describe the blocking behavior
of a VSPB network under random routing, while agreeing
with the conditions of strictly nonblocking VSPB networks.
The model reveals the inherent relationship between blocking
probability and switch hardware cost in terms of the number of
planes, in which an effective tool for the design of DC-based
photonic switches is provided by initiating a graceful compro-
mise between the desirable hardware cost and the guaranteed
performance in terms of blocking probability. We conclude
that the hardware cost of a VSPB network can be dramatically
reduced if a predictable and almost negligible nonzero blocking
probability is allowed. This characteristic makes the adoption of
VSPB networks very attractive in most practical applications.
Note that the crosstalk-free constraint adopted in this paper may
not be necessary for some applications that are not sensitive to
crosstalk. For a VSPB network without the crosstalk constraint,
the approach proposed in this paper can be extended easily
to model the blocking probability of the network by consid-
ering only the link-blocking instead of crosstalk-blocking in
analysis. The approach of probabilistic analysis in this paper
was developed mainly for optical switches built on the
Banyan networks. One of our future research directions is to
extend the approach in this paper to analyze the performance
of optical switches built on general networks .
It is envisioned, however, that the approach developed this
paper cannot be extended in a straightforward way to model the
blocking probability of optical switches built on general
networks, so a new and deliberate study is deserved. Note that
the approach proposed in this paper can only be used to calcu-
late the blocking probability of VSPB networks recursively, so
our another future research direction is to develop a close-form
formula for the blocking probability of VSPB networks, such
that the tradeoff between the blocking probability and the
network parameters (including network size, number of parallel
planes, and offered load) can be expressed analytically.
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